Job Description
Job Description
Understanding the expected functionality of designs.Designing and developing verification environmentImprove the verification architecture and flowRunning RTL and gate-level simulations/regression.Code/functional coverage development, analysis and closure.Qualifications
Bachelor degree or master degree in CS/ME.Minimum of 8 years’ experience.Candidate should be familiar with as System Verilog, UVM verification.Have Verification experience (test plan, test bench, assertions, debugging designs, code coverage etc.).Independent and self-managing.Familiar with UVM source code or key UVM mechanismFamiliar with industry standard verification tools and flow.Familiar with basic computer architectureAdditional qualifications include:
Good IC verification skills and basic knowledge of logic and circuit design, good communication and probl...
Ready to Apply?
Submit your application today and join our talented team at Renesas Electronics.
Submit Application