Sr. Principal Design Engineer

Cadence Design Systems, Inc.
📍 Sector 8, Uttar Pradesh, India 💼 Full time 🕒 Posted June 20, 2026

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Responsibilities :

  • Design Verification for interconnect IP and Tensilica Processor subsystems.
  • Relevant experience in interconnect and subsystems is strongly preferred
  • Crafting verification plans and executing on those plans to verify highly complex and configurable designs.
  • Responsible for coverage collection and closure
  • Work closely with cross functional teams (DV/Arch/Design/FW) to identify coverage scope
  • Responsible for creating / working with UVM based DV environment.
  • Required Skills and Experience:

  • 10+ years of design verification experience
  • BS (or higher) in EE/Computer Engineering
  • Strong technical and interpersonal skills
  • Excellent knowledge of Interconnects, NoCs and design verification fundamentals.
  • Excellent knowledge and command ov...
  • Ready to Apply?

    Submit your application today and join our talented team at Cadence Design Systems, Inc..

    Submit Application

    Job Details

    • Location Sector 8, Uttar Pradesh
    • Job Type Full time
    • Category Engineers
    • Posted Date June 20, 2026
    • Application Deadline July 30, 2026