Job Description
SiFive, Inc. is looking for a CPU Microarchitecture/RTL design engineer to be part of a team designing innovative CPU cores based on open‑source RISC‑V architecture. The role involves architecture, design, and verification of RISC‑V CPU features, ensuring successful collaboration across teams.
Candidates should have a BS or MS in relevant fields, 5+ years of CPU RTL design experience, and proficiency in RTL design languages. The position requires attention to detail, strong teamwork skills, and a collaborative mindset.
#J-18808-Ljbffr
Ready to Apply?
Submit your application today and join our talented team at Jobleads-UK.
Submit ApplicationJob Details
- Location Cambridge, England
- Job Type Full-time
- Category other-general
- Posted Date June 05, 2026
- Application Deadline July 15, 2026