Job Description
A leading technology firm in Toronto is seeking a skilled engineer for physical design roles. The ideal candidate will lead next-generation PHY IP design and collaborate closely with the RTL and Analog teams. Responsibilities include physical design implementation and ensuring successful design tapeouts. Candidates should have a Bachelor's degree in EE/CS/IT and at least 5 years of relevant experience. This position offers the opportunity to work on challenging designs in a fast-paced environment.
#J-18808-Ljbffr
#J-18808-Ljbffr
Ready to Apply?
Submit your application today and join our talented team at Cadence.
Submit ApplicationJob Details
- Location toronto, on
- Job Type Full-time
- Category Engineering
- Posted Date June 05, 2026
- Application Deadline July 15, 2026