Senior Engineer - DFT

Larsen & Toubro

📍 Bengaluru, Karnataka, India 💼 Full-time 🕒 Posted June 21, 2026

Apply Now Similar Jobs

Job Description

Purpose:
The Design for Testability (DFT) engineering organization at L&T Semiconductor Technologies (LTSCT) pioneers innovative methods and technologies in the areas of DFT architecture, verification, and post-silicon bring-up of state-of-the-art semiconductor chips, such as System on a Chip (SoCs), developed using the latest semiconductor technology nodes.
Areas of Responsibilities:
· Lead and manage the DFT team to achieve project goals.
· Implement various DFT techniques, including:
Memory Built-In Self-Test (MBIST) insertion.
Compressor-based scan chain insertion.
Boundary Scan (BSCAN) structure insertion compliant with IEEE 1149.1 and 1149.6 standards.
Logic Built-In Self-Test (BIST) for self-test capability.
Analog BIST implementation for selected analog blocks, such as PLLs, ADCs, and DACs.
IO Built-In Self-Test (IOBist) methods for IO structures of SoCs.
· Conduct DFT simulations and analyze resul...
            

Ready to Apply?

Submit your application today and join our talented team at Larsen & Toubro.

Submit Application

Job Details

Location Bengaluru, Karnataka
Job Type Full-time
Category Engineers
Posted Date June 21, 2026
Application Deadline July 31, 2026