Senior Analog Layout Engineer

Job Title

Analog Layout Engineer

Responsibilities

• Carry out layout feasibility studies on various circuit designs in collaboration with senior analog designers, aiming to find the best solution while considering trade‑offs.
• Create layouts of assigned analog blocks by following floor planning, placement, and routing steps.
• Conduct thorough verification checks such as DRC, ANT, LVS, PERC, EM, and IR to ensure the highest quality of the final layout.
• Investigate new features within layout tools and processes to enhance productivity.
• Provide regular status updates, participate in team meetings, and share experiences with the group.

Qualifications

• Bachelor’s degree in Electrical Engineering or related field with 1‑5 years of relevant industry experience.
• Experience in custom analog and mixed‑signal layout design, especially deep‑sub‑micron CMOS devices such as FinFET transistors.

  Ready to Apply?

  Submit your application today and join our talented team at Ciena Corporation.

  Submit Application