Job Description
Senior Analog Layout Engineers - 4-5 Engineers Minimum 7 year's experience in Analog IC Layout Experience working on High Speed Layout Experience working on speeds up to or past 25 Gb/ sec Experience working on finFET technology/ TSMC down to 16nm Experience using Cadence tools
Ready to Apply?
Submit your application today and join our talented team at Chipright.
Submit ApplicationJob Details
- Location switzerland, switzerland
- Job Type Full-time
- Category CAR
- Posted Date February 18, 2026
- Application Deadline March 30, 2026