Principal Design Engineer

Cadence Design Systems, Inc.
📍 Dallupura, Delhi, India 💼 Full-time 🕒 Posted June 04, 2026

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

  • BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.
  • 8+ years of Design Verification experience with SV/UVM
  • Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
  • Design Verification experience verifying complex designs and leading projects from concept to verification closure.
  • Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.
  • Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.

    We’re doing work that matters. Help us solve what others can’t.

    Ready to Apply?

    Submit your application today and join our talented team at Cadence Design Systems, Inc..

    Submit Application

    Job Details

    • Location Dallupura, Delhi
    • Job Type Full-time
    • Category Engineers
    • Posted Date June 04, 2026
    • Application Deadline July 14, 2026