Physical Design & Implementation Engineer

Responsibilities:

1. Independently handling Block level PnR implementation with industry-standard tools.
2. Perform physical design tasks, including Synthesis, floorplanning, placement, routing, and optimization, to create high-performance, low-power designs that meet project requirements.
3. Responsible for Clock Tree Synthesis, Physical Verification (DRC and LVS), and taking blocks to closure.
4. Ownership of digital sub-blocks/chip level (specification and implementation).
5. Definition of new test cases similar to product definition and for designing significant blocks of chip, including chip architecture and chip top integration, with a focus on improving Quality of Design System.
6. Responsibility for the setup and running of test cases, analyzing failures, and bug fix validation and verification by analyzing all device models/components in the technology and ensuring ~100% coverage in the test plan/test cases.