Opening for FPGA Design engineer with HAPS experience - Bangalore

UST
📍 mysuru, mysuru, India 💼 Full-time 🕒 Posted June 15, 2026

Job Description

Hi,


Opening for FPGA Design with HAPS.


JD:-

FPGA design engineer with 9+yrs of exp in the following

  1. Xilinx FPGA - Versal and Ultrascale families
  2. Handling large SOC design and familiarly with VCS, Xcelium tools
  3. Proficient in Verilog/ System Verilog and Test benches.
  4. Experience in HAPS emulation - HAPS100 or HAPS200 ,protocompiler flow.
  5. Hands on experience in bring up of PCIe, SPI, I2C, DDR interfaces and strong experience in debug.


Please share your resume to


Regards,

Jaya

Ready to Apply?

Submit your application today and join our talented team at UST.

Submit Application

Job Details

  • Location mysuru, mysuru
  • Job Type Full-time
  • Category PRB
  • Posted Date June 15, 2026
  • Application Deadline July 25, 2026