Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Understand/review Design specification and develop verification strategy/Test plan/coverage plan. Development of constrained random verification environments and verification components. Writing tests/sequences/functional coverage/assertions to meet verification goals. Developing c-based test cases for SOC verification.
Required experience
+ Strong background on functional verification fundamentals, environment planning, test plan generation, environment development
+ System Verilog experience and experience with UVM based functional verification environment development is required.
+ Good knowledge of verilog/vhdl/C/C++/Perl/Python.
+ Expertise in AMBA protocols. (AXI/AHB/APB).
+ Good knowledge of at least one of the USB/PCIE/Ethernet/DDR/LPDDR or similar protocols
+ Good handle on using one or more versi...
Understand/review Design specification and develop verification strategy/Test plan/coverage plan. Development of constrained random verification environments and verification components. Writing tests/sequences/functional coverage/assertions to meet verification goals. Developing c-based test cases for SOC verification.
Required experience
+ Strong background on functional verification fundamentals, environment planning, test plan generation, environment development
+ System Verilog experience and experience with UVM based functional verification environment development is required.
+ Good knowledge of verilog/vhdl/C/C++/Perl/Python.
+ Expertise in AMBA protocols. (AXI/AHB/APB).
+ Good knowledge of at least one of the USB/PCIE/Ethernet/DDR/LPDDR or similar protocols
+ Good handle on using one or more versi...
Ready to Apply?
Submit your application today and join our talented team at Cadence Design Systems, Inc..
Submit ApplicationJob Details
- Location Bangalore, India
- Job Type Full-time
- Category other-general
- Posted Date February 26, 2026
- Application Deadline March 07, 2026