Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Understand/review Design specification and develop verification strategy/Test plan/coverage plan. Development of constrained random verification environments and verification components. Writing tests/sequences/functional coverage/assertions to meet verification goals. Developing c-based test cases for SOC verification.
Required experience
Ready to Apply?
Submit your application today and join our talented team at Cadence Design Systems, Inc..
Submit ApplicationJob Details
- Location Ahmedabad, Gujarat
- Job Type Full time
- Category Computer Occupations
- Posted Date June 05, 2026
- Application Deadline July 15, 2026