Lead Design Engineer

Key Responsibilities Design and develop IP/VIP, subsystem, and SoC-level verification environments using UVM and embedded software-driven approaches Work with hardware verification methodologies and ensure coverage-driven verification closure Develop and enhance verification frameworks using C, C++, and scripting languages Collaborate with design and verification teams to ensure functional correctness of complex SoC systems Work with industry protocols such as AMBA, PCIe, USB, and Ethernet for validation and modeling Integrate software-driven verification flows using embedded C environments Analyze complex system-level issues and provide architectural solutions for verification challenges Collaborate with customers and internal teams across geographies to support project execution Explore innovative and unconventional solutions to solve complex engineering problems Contribute to improving design and verification methodologies and best practices

Ready to Apply?

Submit your application today and join our talented team at Cadence.

Submit Application