Job Description
SoC DFT Engineer Job Description: Scan insertion. SCAN DRC/Coverage debug. ATPG Pattern generation. Gate level simulations ( Zero delay/Timing Delay simulations). Worked on JTAG/P1500 protocols. Perl/Tcl scripting. Timing/Formal verification/PD flow knowledge is plus. Location: Bangalore Notice Period: Immediate Experience: 5+ Years
Ready to Apply?
Submit your application today and join our talented team at ACL Digital.
Submit ApplicationJob Details
- Location Bengaluru, Karnataka
- Job Type Full-time
- Category Engineers
- Posted Date June 15, 2026
- Application Deadline July 25, 2026