Asic rtl design lead/engineers

EInfochips
📍 Bengaluru, Karnataka, India 💼 Full-time 🕒 Posted March 02, 2026

Job Description

We’re Hiring – Digital Design Engineers | Bangalore
We are opening new positions for Senior and Junior Digital Design roles!
Senior Digital Design Engineer (10+ yrs)
• Digital architecture, RTL, low‑power, synthesis & timing
• Strong in RTL, CDC, STA, Pn R, UPF, System Verilog
Junior Digital Design Engineer (3+ yrs)
• Implement digital blocks
• RTL flow: Lint / CDC / CLP
• Scripting: Perl / TCL / Python
Interested or know someone who fits? Feel free to share profiles!

Ready to Apply?

Submit your application today and join our talented team at EInfochips.

Submit Application

Job Details

  • Location Bengaluru, Karnataka
  • Job Type Full-time
  • Category Engineers
  • Posted Date March 02, 2026
  • Application Deadline April 11, 2026