ASIC Engineer, Design Verification

Meta
📍 Sunnyvale, CA, United States 💼 Full-time 🕒 Posted July 22, 2026

Job Description

**Summary:**
Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a team working with experienced engineers across the industry, focused on developing advanced ASIC solutions for Meta’s data center applications. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure. Along with traditional simulation, you will be using other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.
**Required Skills:**
ASIC Engineer, Design Verification Res...

Ready to Apply?

Submit your application today and join our talented team at Meta.

Submit Application

Job Details

  • Location Sunnyvale, CA
  • Job Type Full-time
  • Category other-general
  • Posted Date July 22, 2026
  • Application Deadline July 28, 2026