Job Description
Senior Digital Design Engineer We’re looking for a Senior ASIC Digital Design Engineer
Experience required
RTL Design with system VerilogLinting checks with spyglassSTASynthesisExperience with formal verification would be a plus Key Qualifications BS/MS degree with a minimum of 8 years of related experience.Proficient in scripting languages (Python, Tcl Perl, unix shell)Familiar with RTL best design practices with SystemVerilogFamiliar with implementation and verification front end flowsStrong communication skills
Ready to Apply?
Submit your application today and join our talented team at Chipright.
Submit Application
Job Details
-
Location
Galway, Galway
-
Job Type
Part Time
-
Category
Engineers
-
Posted Date
June 07, 2026
-
Application Deadline
July 17, 2026