Job Description
Senior Analog IC Layout Engineer Experienced analog IC layout, Coarse geometry, 0.35um CMOS Experience in Cadence tools , ASSURA DRC LVS , PVS DRC LVS, and QRC Experience in Mentor Calibre Tools DRC LVS and Parasitic Extraction
Ready to Apply?
Submit your application today and join our talented team at Chipright.
Submit ApplicationJob Details
- Location ireland, ireland
- Job Type Part Time
- Category Engineers
- Posted Date February 27, 2026
- Application Deadline April 08, 2026